Design Verification Engineer

The Design Verification Engineer will use SystemVerilog, UVM, and C++ to verify complex GPU designs, developing verification plans, creating test bench components, generating tests, debugging issues, and building automated verification flows. Collaboration with design and architecture teams is essential.

Requirements

• Fluent in English
• Work with other block and core level engineers to ensure seamless verification flow